


JC113/IQ270IH1



Q270 35W LI SVID/SSID: 17AA/310B
Q270 65W LI SVID/SSID: 17AA/310C
B250 35W LI SVID/SSID: 17AA/3111

X03 : 07/12/2016Y

PAGE	TITLE
01	Block Diagram
02	Power Sequence
03	Power Delivery Map
04	CPU-1: MSIC
05	CPU-2: FDI/PCIe/DMI
06	CPU-3: DDR4 CHA
07	CPU-4: DDR4 CHB
08	CPU-5: Power
09	CPU-6: GND
10	DDR4 CHA SO-DIMM1
11	DDR4 CHB SO-DIMM3
12	PCH-1: DMI/ USB/ LPC/ PCIe
13	PCH-2: PCIe/ SATA/ FAN
14	PCH-3: HDA/ RTC/ SMB/ SPI
15	PCH-4: Display
16	PCH-5: Clock
17	PCH-6: Power 1
18	PCH-8: GND
19	CMOS Clear / Battery/ HDR
20	DSW
21	SPI ROM
22	Display Port B
23	Display Port C
24	Display Port D
25	Audio Codec - ALC294-CG
26	Audio Jack Line I-O/ Mic in
27	SIO IT8733F
28	COM Port/ PS/2/ FAN CTRL
29	TPM - TCG 2.0
30	LAN - Jacksonville_i219LM
31	RJ45
32	Rear USB3e ODD
33	Rear USB3 x 2
34	Front USB3 Charger x2
35	INT USB3.0 / INT USB2.0
36	M.2 2230-E WIFI/ BT
37	M.2 2280-M SSD-2
38	M.2 2280-M SSD-1
39	Buzzer/Sata Cable/Debug Port
40	Battery Header
41	PWRGD & Bleed Off
42	PCIEX8
43	Thunderbolt
44	XDP
45	Button/ LED
46	SM BUS/Thermal Sensing/APS
47	Mounting Hole/ PCB/ Metal
48	+20V_S5_ADP
49	+5V_S5/+3V3_S5
50	+3V3_DSW/+5V/+3V3
51	+12V
52	VCORE CONTROLLER
53	VCCIA Output
54	VCCGT Output
55	+1V2_DDR / +0V6_VTT
56	+2V5_VPP
57	+1V0_PCH_PRIME
58	+VCCIO
59	+VCCSA
60	+5V_USB
61	INA300
62	PCH GPIO TABLE
63	STRAPPING PIN
64	SIO GPIO TABLE
65	RESET MAP-CLOCK DIAGRAM
66	SMBUS Block Diagram
67	Change List




Figure 40-1. SKL S Flow Diagram for SYS_PWROK/PCH_PWROK Generation




Figure 40-2. SKL S Flow Diagram for RSMRST_PWRGD# Generation







Table 40-3. System with M3 State Supported (Sheet 1 of 2)


Rails	S0/M0	S3/M3	S4/M3	S5/M3	Sx/M-Off	Deep S3	Deep S4/S5	G3 ¹
RTC Well	ON	ON	ON	ON	ON	ON	ON	ON
PS_SVSB	ON	ON	ON	ON	ON	ON	ON	ON ¹⁴
3.3V_DSW	ON	ON	ON	ON	ON	ON	ON	No Power
VBATA (VDC) ¹²	ON	ON	ON	ON	ON	ON	ON	No Power
V5.0A	ON	ON	ON	ON	ON	OFF	OFF	No Power
V3.3A	ON	ON	ON	ON	ON	OFF	OFF	No Power
V1.8A ¹³	ON	ON	ON	ON	ON	OFF	OFF	No Power
V1.0A	ON	ON	ON	ON	ON	OFF	OFF	No Power
VCCOPC_1p8	ON	ON ¹⁵	ON ¹⁵	ON ¹⁵	ON ¹⁵	OFF	OFF	No Power
V3.3M ³	ON	ON ¹¹	ON ¹¹	ON ¹¹	OFF	OFF	OFF	No Power
V1.8M ³	ON	ON ¹¹	ON ¹¹	ON ¹¹	OFF	OFF	OFF	No Power
VDDQ	ON	ON	OFF	OFF	OFF	ON	OFF	No Power
V1.8U/V2.5U	ON	ON	OFF	OFF	OFF	ON	OFF	No Power
VCCST	ON	ON	OFF ⁵	OFF ⁵	OFF ⁵	OFF ⁵	OFF	No Power
VCCPLL	ON	ON ⁷	OFF ⁵	OFF ⁵	OFF ⁵	OFF ⁵	OFF	No Power
VCCPLL_OC	ON	ON ⁸	OFF	OFF	OFF	OFF ⁸	OFF	No Power
V3.3S	ON	OFF	OFF	OFF	OFF	OFF	OFF	No Power
V5.0S	ON	OFF	OFF	OFF	OFF	OFF	OFF	No Power
VCC	ON	OFF	OFF	OFF	OFF	OFF	OFF	No Power
VCCGT/VCCGTx	ON	OFF	OFF	OFF	OFF	OFF	OFF	No Power
VCCIO	ON	OFF	OFF	OFF	OFF	OFF	OFF	No Power
VCCSA	ON	OFF	OFF	OFF	OFF	OFF	OFF	No Power
VCCOPC	ON/OFF	OFF	OFF	OFF	OFF	OFF	OFF	No Power
VCCOPPIO	ON/OFF	OFF	OFF	OFF	OFF	OFF	OFF	No Power
P12V, PSV, P3V3	ON	OFF	OFF	OFF	OFF	OFF	OFF	No Power


POWER CONN





GFX SIGNAL



















Option For B SKU






Rear USB 3.0 *3










M.2 2280 SSD#2


USB
Kabylake
A0
DUM
Pre-QS Q270






















Operation voltage: 1.6~5.5V





.....



SPI0 16MB For Q SKU




5	DDSP_8_DP_0_0	>>>	SC1445	0.1 uF	16 V X7R	DPB TX0 DP
5	DDSP_8_DP_0_0N	>>>	SC1446	0.1 uF	16 V X7R	DPB TX0 DN
5	DDSP_8_DP_1_DP	>>>	SC1447	0.1 uF	16 V X7R	DPB TX1 DP
5	DDSP_8_DP_1_DN	>>>	SC1448	0.1 uF	16 V X7R	DPB TX1 DN
5	DDSP_8_DP_2_DP	>>>	SC1449	0.1 uF	16 V X7R	DPB TX2 DP
5	DDSP_8_DP_2_DN	>>>	SC1450	0.1 uF	16 V X7R	DPB TX2 DN
5	DDSP_8_DP_3_DP	>>>	SC1451	0.1 uF	16 V X7R	DPB TX3 DP
5	DDSP_8_DP_3_DN	>>>	SC1452	0.1 uF	16 V X7R	DPB TX3 DN




LITE-ON TECHNOLOGY CORP.		LITEON ®	
Title			
22. Display Port B			
Size	Document Number	Rev	
C	JC113	X03	
Date:	Friday, August 26, 2016	Sheet	22 of 67



HDMI high speed signal level shift



CAD Note : Please place 470 ohm component as short as passable (to bridge the antenna effect)






DP & HDMI co-layer Connector




DisplayPort Interoperability



Aux Channel Control



CAD Note : Please place ESD component close to DP connector



Option for HDMI



CAD Note : Please place Common Choke component close to DP & HDMI connector

DISPLAY PORT

+5V

SR796
100K ohm


SC54
MAX0002AK
60 V -0.3 A
3ohm@4.5V

DDPD_HPD_PD

SR797
100K ohm


SC56
AZ5725-01F, 7R7G
0.001 A

HPD PASS GATE -
Pass gate to prevent
back-drive when sink
device is on and
PCH is powered
down



[illegible]


Input		Function
OE	S	
L	L	A port = B1 port
L	H	A port = B2 port
H	X	Disconnect


Figure 10 shows three pin connection diagrams for the AZ1143-04F component. The diagrams are labeled SU00, SU01, and SU02. Each diagram shows the component connected to ground (GND) and various data pins (DP0 TX3 DN C, DP0 TX3 DP C, DP0 TX2 DN C, DP0 TX2 DP C, DP0 TX1 DN C, DP0 TX1 DP C, DP0 TX0 DN C, DP0 TX0 DP C). The diagrams also show connections for DP0 HPD, DP0 AUX DN, and DP0 AUX DP.







CAD Note : Please place Common Choke component close to J9 pinheader














LITE-ON TECHNOLOGY CORP.		LITEON [®]	
Title			
29. TPM - ST ST33ZP24AR28PVSH			
Size	Document Number	Rev	
C	JC113	X03	
Date:	Friday, August 26, 2016	Sheet	29 of 67





Typical LED configuration


WOL	Status	Yellow	Green	Orange
Don't Care	Off	Off	Off	Off
Off	S3/S4/S5	Off	Off	Off
On	10Mb Inactive	On	Off	Off
On	10Mb Active	Blinking	Off	Off
On	100Mb Inactive	On	On	Off
On	10Mb Active	Blinking	On	Off
On	1Gb Inactive	On	Off	On
On	1Gb Active	Blinking	Off	On




Option For B SKU LAN













WOL	Status	Yellow	Green	Orange
Don't Care	Off	Off	Off	Off
Off	S3/S4/S5	Off	Off	Off
On	10Mb Inactive	On	Off	Off
On	10Mb Active	Blinking	Off	Off
On	100Mb Inactive	On	On	Off
On	10Mb Active	Blinking	On	Off
On	1Gb Inactive	On	Off	On
On	1Gb Active	Blinking	Off	On






Rear Side USB ODD



For USB Debug Function








USBDEBUG	Kernel Debug
Set input	DISABLE
Set output Low	ENABLE







OE#	S	Function
H	X	Disable
L	L	D(+-) to 1D(+-)
L	H	D(+-) to 2D(+-)

UART_P80_EN	POST 80
L	DISABLE
H	ENABLE

Rear Side USBx2














5V_S5_DISABLE#	H	H	L	L
SLP_S4#	H	L	H	L
+5V_USB_P5_EN	H	H	H	L




FRONT USB3.0 Charger x 2


ILIM_HI	20.5K	2.5A	DCP	Tiny S3/S4/S5
			CDP	Tiny S0
ILIM_LO	47.5K	1.1A	SDP	Tiny not support

CTL1	CTL2	CTL3	ILIM_SEL	Charging Mode	Current Limit Setting	TPS2543 STATUS Output (active low)
0	0	0	0	Discharge	NA	off
0	0	0	1	Discharge	NA	off
0	0	1	0	DCP / auto	ILIM_HI	off
0	0	1	1	DCP / auto	los_rv & ILIM_HI ⁽¹⁾	DCP load present ⁽²⁾
0	1	0	0	SDP	ILIM_LO	off
0	1	0	1	SDP	ILIM_HI	off
0	1	1	0	DCP / auto	ILIM_HI	off
0	1	1	1	DCP / auto	ILIM_HI	DCP load present ⁽³⁾
1	0	0	0	DCP / Shorted	ILIM_LO	off
1	0	0	1	DCP / Shorted	ILIM_HI	off
1	0	1	0	DCP / Divider1	ILIM_LO	off
1	0	1	1	DCP / Divider1	ILIM_HI	off
1	1	0	0	SDP	ILIM_LO	off
1	1	0	1	SDP	ILIM_HI	off
1	1	1	0	SDP ⁽⁴⁾	ILIM_LO	off
1	1	1	1	CDP ⁽⁴⁾	ILIM_HI	CDP load present ⁽⁴⁾





CO-LAY USB3.0&USB2.0 HDR



12 PCIE_M2_WLAN_TXP6 <<> C171 0.22 uF PCIE_M2_WLAN_TXP6_O

12 PCIE_M2_WLAN_TXN6 <<> C170 0.22 uF PCIE_M2_WLAN_TXN6_O

12 PCIE_M2_WLAN_RXP6 <<> C87 0.22 uF PCIE_M2_WLAN_RXP6_O

12 PCIE_M2_WLAN_RXN6 <<> C88 0.22 uF PCIE_M2_WLAN_RXN6_O

1 SRC3_100M_M2_WLAN_DP <>>

1 SRC3_100M_M2_WLAN_DN <>>

CLK_REQ3_M2_WLAN# <<< R166 0 ohm I CLK_REQ3_M2_WLAN

PCIE_WAKE# <<< R167 0 ohm I WLAN_PE_WAKE#

3V3V_M2_WLAN

CLOSE TO PIN 2 AND 4

SC1412
1K ohm
1%



C169
0.01 uF
25 V

SC1444
0.1 uF
16 V







SC1414
10 uF
10 V

SC1415
10 uF
10 V






NI





SSD Card
M.2 2280 Key-M




SSD Card
M.2 2280 Key-M






CAD NOTE : PLACE ALL CAPS WITHIN 0.5 INCH OF CONNECTOR


Debug port




For Google SKU:
Install
SD14 ,SR906,BZ1
Remove
SR905




BATTERY/INT PSU Header





PCH_VRMPWRGD



+12V Bleed off circuit




5V_S5 and 3V_S5 Bleed off circuit




5V_USB Bleed off circuit


DESIGN NOTE:THESE CIRCUITS ARE USED TO BLEED OFF 1.5V DDR





+1V2_MEM Bleed off circuit




5V & 3.3V Bleed off circuit





LITE-ON TECHNOLOGY CORP.			
Title			
43. PCIE X8			
Size	Document Number	Rev	
C	JC113	X03	
Date:	Friday, August 26, 2016	Sheet	43 of 67

Intel XDP Debugging Connector




CONTROL PANEL / LED CIRCUITRY

POWER BUTTON & LED

Color	Function
G	HDD


For NEC SKU:
Remove:
R765Q,Q42,R762
SW1_
CR1_
Install :
R779
SW1_
CR1_
Id = 25mA @ 2.8V (SPEC)
Id = (5V-2.8V) / 330ohm = 5mA
5mA * 3.2 V = 16 mW
0.1W (For Current limit R)

HDD LED




PCA LED CIRCUITS




OP Comparator




Option for NEW SKU




POWER BUTTON With LED



SM Bus



G Sensing




Temperature Sensing

Current Mode





CAD NOTE : Place MLCC Close to Thermal Diode

Acceptable Transistor Component
ST Micro: MMBT3904
ON Semiconductor: MMBT3904LT1
Fairchild Semiconductor: MMBT3904FSCT




CPU HEATSINK_HOLE



@H22 CO-LAY
for J25 WiFi


H23 & @H23 CO-LAY
for SSD 2280

H30 & @H30 CO-LAY
for SSD#2 2280







M.2 Screw

H31 for 2242




+19V_DCIN



+3V3_DSW

Please Check
IC EN ON > 2.7 V
IC EN OFF < 0.4 V




L=10uH
DCR=65m ohm
I_{rms}=2.4A
I_{sat}=2.8A
Size:5.0*5.0*4.0

+3V3_DSW_POL

Temp. Max. DC: 0.3A
OCP: 5.1A
IC EN ON > 2.7V
IC EN OFF < 0.4V

+5V

Please Check
EN OFF > 2.5 V
EN ON < 1 V




+5V @I_{max} 6.94A





SOFT-START
+5V: 5.835ms
+3V3: 3.449ms





+3V3

Please Check
EN OFF > 2.5 V
EN ON < 1 V




+3V3 @I_{max} 6.74A










+VCCGT
Vin: +20V_S5_ADP
Vout: +VCCGT
Imax: 48A
OCP: 72A
DC LOAD LINE=3.1m
FSW: 400kHz





L=0.3uH
DCR=1.05m ohm
Irms=30A
Isat=60A
Size:10.5*6.8*5







Please Check
 IC EN ON > 1.3 V
 IC EN OFF < 0.7 V






VCCIO
Temp. Max. DC: 5.5A
Vout: 0.95V
OCP: 6.8A

$$OCP1 = \frac{20 \text{ mV}}{DCR} \cdot \frac{RCS1 + RCS2}{RCS2}$$




For Google SKU
Keep Q79 ,Q80 ,SQ85 then remove Others

+5V_USB



	SLP_S4#	VCC5_USB_EN	Q330/Q331/Q332
S0	1	1	ON
S3	1	1	ON
S4	0	0	OFF
S5	0	0	OFF



ADP_IN

ADP_OUT

>1.4V: Enable
<0.4V: Disable


ADP TYPE

ID1 ID0

0 0: 120W

0 1: 90W

1 0: 65W



DELAY

10us: Float

50us: GND

100us: VCC (default)

HYS

2mV: Float

4mV: GND

8mV: VCC (default)

LATCH:

OFF: GND (default)

ON: VCC

65W: 3.978A 启动

90W: 4.495A 启动

120W: 6A 启动

[illegible]

Signal Name	PinOut	Power well	Tiny3
00 FAN_TACH_0(Serve Only)	GPI		Non Use
01 FAN_TACH_1(Serve Only)	GPI		Non Use
02 FAN_TACH_2(Serve Only)	GPI		Non Use
03 FAN_TACH_3(Serve Only)	GPI		Non Use
04 FAN_TACH_4(Serve Only)	GPI		Non Use
05 FAN_TACH_5(Serve Only)	GPI		Non Use
06 FAN_TACH_6(Serve Only)	GPI		Non Use
07 FAN_TACH_7(Serve Only)	GPI		Non Use
08 FAN_PWM_0(Serve Only)	FAH_PWM_0		Non Use
09 FAN_PWM_1(Serve Only)	FAH_PWM_1		Non Use
10 FAN_PWM_2(Serve Only)	FAH_PWM_2		Non Use
11 FAN_PWM_3(Serve Only)	FAH_PWM_3		Non Use
12 GSDOUT	GPI	+3V3	BRD_ID0 (PU 10K)
13 GSDLOAD	GPI	+3V3	BRD_ID1 (PU 10K)
14 GSDIN	GPI	+3V3	BRD_ID2 (PU 10K)
15 GSDRESET#	GPI	+3V3	BRD_ID3 (PU 10K)
16 GSDCLK	GPI	+3V3	BRD_ID4 (PU 10K)
17 ADB_COMPLETE	GPI	+3V3	BRD_ID5 (PU 10K)
18 HMI#	GPO	+3V3_S5	FM_NML_EVENT# (PU 10K)
19 HMI#	GPI(SCI)	+3V3	SIO_SC# (PU 10K)
20 None	GPI		TP
21 None	GPI		TP
22 None	GPI		Non Use
23 None	GPI		Non Use
24 SRCCUREQ#	GPI		Non Use
25 SRCCUREQ#	GPI		Non Use
26 SRCCUREQ#	GPI		Non Use
27 SRCCUREQ#	GPI	+3V3	CLK_REG09_BAT# (PU 10K)
28 SRCCUREQ1#	GPI		Non Use
29 SRCCUREQ1#	GPI		Non Use
30 SRCCUREQ1#	GPI		Non Use
31 SRCCUREQ1#	GPI		Non Use
32 SRCCUREQ1#	GPI		Non Use
33 SRCCUREQ1#	GPI		Non Use
34 SRCCUREQ1#	GPI		Non Use
35 SML2CLK(ServerWS Only)	GPI		Non Use
36 SML2DATA(ServerWS Only)	GPI		Non Use
37 SML3ALERT#(ServerWS Only)	GPO		Non Use
38 SML3CLK(ServerWS Only)	GPI		Non Use
39 SML3DATA(ServerWS Only)	GPI		Non Use
40 SML3ALERT#(ServerWS Only)	GPI		Non Use
41 SML3CLK(ServerWS Only)	GPI		Non Use
42 SML3DATA(ServerWS Only)	GPI		Non Use
43 SML4ALERT#(ServerWS Only)	GPI		Non Use
44 SML4CLK(ServerWS Only)	GPI		Non Use
45 SML4DATA(ServerWS Only)	GPI		Non Use
46 ISH_I2C0_SDA	GPI		LINEOUT_I2D
47 ISH_I2C0_SCL	GPI		MC1_ID
48 ISH_I2C1_SDA	GPO(High)	+5V_S5	2543_P2_EN (PU 100K_N)
49 ISH_I2C1_SCL	GPI(High)	+5V_S5	2543_EN (PU 100L_N)
50 None	GPI		TP_GPP_H1


PCH STRAPPING PIN

Signal	Usage	When Sampled	Comment	
GSPi0_MOSI / GPP_B18	NO REBOOT 0: DISABLE (DEFAULT) 1: ENABLE	Rising edge of PCH_PWROK	The signal has a weak internal pull-down. 0 = Disable "No Reboot" mode. 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XPDP.	
SMBALERT# / GPP_C2	TLS CONFIDENTIALITY 0: DISABLE 1: ENABLE (DEFAULT)	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). 1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.	
GSPi1_MOSI / GPP_B22	BOOT BIOS STRAP 0: SPI (DEFAULT) 1: ESPI/LPC	Rising edge of PCH_PWROK	This Signal has a weak internal pull-down. This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h/Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap	Bit 10 Boot BIOS Destination 0 SPI 1 LPC
SML0ALERT# / GPP_C5	ESPI ENABLE STRAP 0: LPC (Default) 1: ESPI	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = LPC is selected for EC. (Default) 1 = eSPI is selected for EC.	
SML1ALERT#/ PCH#DT#/ GPP_B23	EXI BOOT STALLBYPASS STRAP 0: DISABLE (DEFAULT) 1: ENABLE	Rising edge of RSMRST#	This signal has an internal pull-down. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling	
GPP_H12/ SML2ALERT#	ESPI FLASH SHARING MODE STRAP 0: DISABLE (DEFAULT) 1: SLAVE ATTACHED FLASH SHARING	Rising edge of RSMRST#	This signal has a weak internal pull-down. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
SPI0_MISO	JTAG ODT DISABLE STRAP(DFX) 0: DISABLE 1: ENABLE(DEFAULT)	Rising edge of RSMRST#	This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling	
SPI0_MOSI	BOOT HALF STRAP(DFX) 0: ENABLE 1: DISABLE (PCH INT PULL-UP)(DEFAULT)	Rising edge of RSMRST#	This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling	
SPI0_IO2	CONSENT STRAP(DXF) 0: ENABLE 1: DISABLE	Rising edge of RSMRST#	This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling	
SPI0_IO3	PERSONALITY STRAP(DFX) 0: ENABLE 1: DISABLE	Rising edge of RSMRST#	This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling	


GPIO Group	GPIO	SIO PIN#	In/Out	PWR well	Signal PIN	External PU / PD
GPIO-0	00	3				
	01	4	Native		SIO_LED	
	02	121	Native		HDD_FAN_PWM_SIO	+3V3
	03	122	Native		HDD_FAN_TACH_SIO	+3V3
GPIO-1	05	96				
	10	18	Native		LPC_DRQ0#	PU 10K to SIO_3VCC
	11	27	?		A20GATE	
	12	28	Native		KBRST#	
GPIO-2	13	55				
	20	29	Native		CTS1-	
	21	30	Native		DSR1-	
	22	31	Native		RTS1-	
	23	32	Native		DTR1-	
	24	33	Native		SIN1-	
	25	34	Native		SOUT1-	
	26	35	Native		DCD1-	
GPIO-3	27	36	Native		SIO_RIA	
	30	38			NC	
	31	39			NC	
	32	40			NC	
	33	41			NC	
	34	42			NC	
	35	43			NC	
	36	44			NC	
GPIO-4	37	45	GPIO		H_PROC_SELECT#(NI)	PU 4.7K to SIO_SB3V(NI)
	40	47	GPIO		2543_P2_EN	PU 100K to +5V_S5(NI)
	41	48	GPIO		2543_CLT3(NI)	PU 100K to +5V_S5
	42	49	GPIO		2543_EN	
	43	50	GPIO		2543_CLT1	
	44	51	GPIO		OVERLOAD_N	PU 10K to +5V_S5
	45	52	??		ADP_ID0	
	46	53	??		ADP_ID1	
GPIO-5	47	54	GPIO		ADP_OCP_EN	PU1K to 5V_S5(NI)
	50	7	Native		CTS2-	
	51	8	Native		DSR2-	
	52	9	Native		RTS2-	
	53	10	Native		DTR2-	
	54	11	Native		SIN2-	
	55	12	Native		SOUT2-	
	56	13	Native		DCD2-	
	57	14	Native		SIO_RIB	

GPIO Group	GPIO	SIO PIN#	In/Out	PWR well	Signal PIN	External PU / PD
GPIO-6	62	76	Native		SMLINK1_DATA	PU 2.2K to +3V3_S5
	63	75	Native		SMLINK1_CLK	PU 2.2K to +3V3_S5
	66	70	GPIO		5V_S5_DISABLE#	PU 10K to +3V3_S5(NI)
	67	100			NC	
GPIO-7	70	95			NC	
	71	98	GPIO		BAT_DET#	PU 4.7K to SIO_SB3V
	72	124	GPIO		PWR_PROTECT#	PU 10K to +3V3
	73	125	GPIO		PWR_THROTTLE#	PU 10K to SIO_SB3V
	74	37			NC	
	75	128	Native		SMB_BAT_CLK	PU 4.7K to SIO_SB3V(NI)
	76	123	Native		SMB_BAT_DAT	PU 4.7K to SIO_SB3V(NI)
	77	102			GPIO77	PD 4.7K
GPIO-8	80	15			NC	
	81	126	Native		CHASSIS_FAN_PWM_SIO	+3V3
	82	127	Native		CHASSIS_FAN_TACH_SIO	+3V3
	83	103			GPIO83	PD 4.7K
	84	104			TINY_ID	PD 4.7K
	85	2	GPIO		SIO_SCI#	PU 10K to +3V3
	90	93	Native		SUSWARN#(NI)	PU 10K to +3V3_S5(NI)
	91	90			NC	
GPIO-9	92	91	Native		SUSACK#(NI)	PU 10K to +3V3_S5(NI)
	93	89	Native		SLP_SUS#(NI)	PU 4.7K to SIO_SB3V
	94	88			RING#	PU 4.7K to SIO_SB3V(NI)
	95	74	GPIO		ME_CNTL	
	00	63	Native		PSON#(NI)	PU 4.7K to SIO_SB3V
	01	64	Native		SLP_S3#	
	02	65	?		SIO_PME#	PU 4.7K to SIO_SB3V(NI)
	03	60			PWRBTN_OUT_SIO#	PU 4.7K to SIO_SB3V
GPIO-EN0	04	61	GPIO		PWRBTN# (NI)	PU 4.7K to SIO_SB3V
	05	83	GPIO		RESETCON#	PU 4.7K to SIO_3VCC
	06	84	Native		SLP_S4#	
	07	71	GPIO		DP_ESIO(NI)	PU 4.7K to SIO_SB3V
	10	80	GPIO		PWRGD_PS	PU 4.7K to SIO_3VCC
	11	79			NC	
	12	78	Native		I2C_DATA_G	PU 2.7K to SIO_SB3V
	13	77	Native		I2C_CLK_G	PU 2.7K to SIO_SB3V
GPIO-EN1	14	81	GPIO		SIO_PWROK0	PU 4.7K to SIO_3VCC
	15	82	GPIO		PCH_SYSPWROK	PU 4.7K to SIO_3VCC
	16	73	GPIO		PCH_DPWROK(NI)	PU 2.7K to SIO_SB3V
	17	101	Native		RSMRST_SIO#	PU 4.7K to SIO_SB3V


RESET MAP



CLOCK DIAGRAM



SMBUS Block Diagram



X03

- (1) Add P25,P26 ADD De-Pop noise circuit.
- (2) P10,V_SA1_DIMM0_CHA & V_SA0_DIMM0_CHA add 0ohm to GND
- (3) P74 PCIE X8 swap pin
- (4) P14,combine CLS_COMS & ME DIS 2*5 Header, P19 S_RTCRST# header change 1*2 to NI
- (5) Power:
P52:
SR2072 => 1.69K
SR1753 => 31.6K
SR2083 => 1.54K
SR2074 => 113K
SR2075 BOM
SC1482 => 2200pF (0603)
SC1483 => 68pF
SC1489 => NI
SC1490 =>2200pF

P54:
Botton MLC C => I

P58:
SR41 => 8.2K

P59:
SR2041 => 3.4K

- (6) P37, Del C3000,C95,C104
- P38, Del SC151,SC152,SC153

X03 0712

- (7) P16, ADD R8,R9,R11,R15 0ohm for DCL2.7
P30 ADD SR5 L_LAN_DISABLE# AND ADD SR4 PD to GND for DCL2.7
 - (8) P47, H33,H34 Symbol change
 - (9) P39, Debug header symbol from 2*9 cjchange to 2*6
 - (10) P28,F15 symbol change to1206 size
 - (11) P52, SR2060 RENAME TO R24
 - (12) P42, PCIE X8 MLC C change to X7R
 - (13) USB3.0 connector Housing Color change to BLACK
- X03 0713
- (14) P10,P11 add C2 ,C13 for DDR4_RST have monotonic at power down
 - (15) P26 Q7,Q8,SQ6,SQ8 change to symbol
 - (16) P40, J68 2*17 header change to 2*12 header